I. INTRODUCTION olar codes are a major breakthrough in coding theory [1] . They can achieve Shannon capacity with a simple encoder and a simple successive cancellation decoder, both with low complexity of the order of   N N log O , where N is the code block size. When the code block size is long enough, the simple SC decoder can approaches Shannon capacity. But for short and moderate lengths, the error rate performance of polar codes with the SC decoding is not as good as LDPC or turbo codes. A new SC-list decoding algorithm was proposed for polar codes recently [2] , which performs better than the simple SC decoder and performs almost the same as the optimal ML (maximum likelihood) decoding at high SNR. In order to improve the low minimum distance of polar codes, the concatenation of polar codes with simple CRC was proposed [2] , and it was shown that a simple concatenation scheme of polar code (2048, 1024) with a 16-bit CRC using the SC-List decoding can outperform Turbo and LDPC codes [3] [4] .
Although Polar codes provide good error-rate performance, the SC and SC-List decoder work in a serial fashion. They decode information bits one-by-one. It is very hard to achieve a high decoding speed or low latency due to this serial decoding. Some work [5] [6] has been on reducing the decoding latency of SC decoder of Polar codes by optimizing the hardware design of the SC decoder, and the improvement in the decoding speed is 2 times faster. In this letter, we propose both parallel SC and SC-List decoder to overcome this drawback. This parallel decoder consists of many component decoders which work in Bin Li and Hui Shen are with the Communications Technology Research Lab., Huawei Technologies, Shenzhen, P. R. China (e-mail:{binli.binli, hshen}@huawei.com).
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parallel, therefore we can achieve much higher decoding speed or much lower latency. Our improvement in the decoding speed is
Simulations show that the parallel decoders provide the same error-rate performance as the conventional decoders.
In section II, we propose three parallel decoders with two component decoders, with four component decoders and with eight component decoders. We also provide simulation results. Finally we draw some conclusions in section III.
II. PARALLEL SC AND SC-LIST DECODERS

A. Polar Codes
Let
, n  denotes nth Kronecker power, and is the encoding bit sequence. The bit indexes of N u 1 are divided into two subsets: the one containing the information bits and the other containing the frozen bits. For simplicity, the frozen bits are set "0".
B. Parallel SC Decoder with Two Component Decoders
Due to the special structure of n F  , Polar code can be expressed as (3) 
The decision on are independent from each other and decisions are made independently as
If both i v is a frozen bit and
, an equal gain combing of the log likelihood ratios is used to decode: Fig. 1 shows the parallel decoder structure. Since the two component SC decoders operate decoding in parallel, the decoding speed of this parallel decoder is two times faster than the conventional SC decoder. ,..., 
C. Parallel SC Decoder with Four Component Decoders
The Polar code can be further expressed as
From (10), we can see that one Polar code of a block size N can be decomposed into four sub Polar codes each with a block size of , respectively, and they calculate log likelihood ratios:
are correlated, we will firstly decode independent bits ) , , , (
, which are decoded by maximizing the equally combined log likelihood ratios:
Since From (14), we can obtain a parallel SC decoder with eight component SC decoders as shown in Fig. 3 . Fig. 3 The Proposed SC decoder with Eight Component Decoders.
E. Parallel SC-LIST Decoder with Two Component Decoders
We propose a parallel SC-LIST decoder to decode the received signal as shown in Fig. 4 . The parallel SC decoder consists of two component SC-LIST decoder: decoder A uses Fig. 4 The Proposed SC-LIST decoder with Two Component Decoders.
F. Parallel SC-LIST Decoder with Four Component Decoders
We propose a parallel SC-LIST decoder to decode the received signal as shown in Fig. 6 shows bit error rate (BER) and frame error rate (FER) of Polar code (2048,1024) with the conventional SC decoding and our proposed parallel SC decoding. Fig. 7 shows BER and FER of Polar code (2048,1008) with 16-bit CRC using the conventional SC-LIST and our proposed parallel SC-LIST decoding, where the list size is 32 max  L and the adaptive list algorithm [4] is used. It is shown that the parallel decoders perform almost the same as the conventional non-parallel decoder for both the SC and the SC-LIST decoding. 
G. Performance Simulations
